
PIC18C601/801
DS39541A-page 106
Advance Information
2001 Microchip Technology Inc.
FIGURE 9-4:
RB2:RB0 PINS BLOCK
DIAGRAM
FIGURE 9-5:
RB3 PIN BLOCK DIAGRAM
Data Latch
RBPU(2)
P
VDD
Q
D
CK
Q
D
CK
QD
EN
Data Bus
WR Port
WR TRIS
RD TRIS
RD Port
Weak
Pull-up
RD Port
RBx/INTx
I/O pin(1)
TTL
Input
Buffer
Schmitt Trigger
Buffer
TRIS Latch
Note 1: I/O pins have diode protection to VDD and VSS.
2: To enable weak pull-ups, set the appropriate TRIS
bit(s) and clear the RBPU bit (INTCON2 register).
Data Latch
P
VDD
Q
D
CK
Q
D
EN
Data Bus
WR LATB or
WR TRISB
RD TRISB
RD PORTB
Weak
Pull-up
CCP2 Input
TTL
Input
Buffer
Schmitt Trigger
Buffer
TRIS Latch
RD LATB
WR PORTB
RBPU(2)
CK
D
Enable
CCP Output
RD PORTB
CCP Output
1
0
P
N
VDD
VSS
I/O pin(1)
Q
CCP Enable
Note 1: I/O pin has diode protection to VDD and VSS.
2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (INTCON2<7>).